Verification techniques for system-level design

Name: Verification techniques for system-level design
Author: Masahiro Fujita, Masahiro Fujita, Indradeep Ghosh, Mukul Prasad

by Masahiro Fujita, Masahiro Fujita, Indradeep Ghosh, Mukul Prasad · 2008

Cover of Verification techniques for system-level design

No description available.

Formal methods (Computer science)TestingVerificationIntegrated circuitsSystems on a chipCircuits & componentsElectrical engineeringTechnology & EngineeringTechnology & Industrial ArtsScience/MathematicsElectricityElectronics - Circuits - Integrated