Computer architecture

form of computer data storage

storage of digital data readable by computers

set of rules and methods that describe the functionality, organization and implementation of computer systems

computing component that transparently stores data so that future requests for that data can be served faster

computer architecture using a common memory bus and address space for instructions and data

combinational digital circuit that performs arithmetic and bitwise operations on binary-coded integer numbers

immediately accessible working storage available as part of a digital processor

computer architecture where code and data each have a separate bus

microprocessor with more than one processing unit

Scalability is the property of a system to handle a growing amount of work. One definition for software systems specifies that this may be done by adding resources to the system.

computer resource management of memory, involving allocation and deallocation

CPU that implements instruction-level parallelism within a single processor

range of discrete addresses, each of which may correspond to a network host, peripheral device, disk sector, a memory cell or other logical or physical entity

memory that may be simultaneously accessed by multiple programs with an intent to provide communication among them or avoid redundant copies

part of the instruction architecture in most processors that determines how machine language instructions find the data they need.

computer architecture that classifies memory/storage into a hierarchy based on response time

technique that eliminates the false data dependencies arising from the reuse of architectural registers by successive instructions that do not have any real data dependencies between them

way of hiding details of a computing subsystem, allowing separation of concerns and interoperability

programming paradigm which gives some degree of parallel processing

type of instruction set architecture

technique for improving the overall efficiency of superscalar CPUs with hardware multithreading

array of processor registers in a central processing unit; usually implemented by fast static RAMs with multiple ports

computer architecture that lack a program counter, in which the executability and execution of instructions is solely determined based on the availability of input arguments to the instructions, with unpredictable execution order

In computing, dataflow is a broad concept, which has various meanings depending on the application and context. In the context of software architecture, data flow relates to stream processing or reactive programming.

computer architecture treating code and data similarly, though not usually identically

type of computer architecture or software architecture intended to make adding, upgrading, and swapping components easy

set of conditions sufficient for a computer architecture to support system virtualization efficiently

a computer instruction set architecture

type of computer processor design

family of fault-tolerant servers

random-access memory with processing elements integrated on the same chip

part of a computer system

thumb|300px|Responsiveness requires a low latency/delay of the entire input-output-loop.

Concept in computer hardware

increasing a processor's frequency to enhance performance

SpiNNaker (spiking neural network architecture) is a massively parallel, manycore supercomputer architecture designed by the Advanced Processor Technologies Research Group (APT) at the Department of Computer Science, University of Manchester. It is composed of 57,600 processing nodes, each with 18 ARM9 processors (specifically ARM968) and 128 MB of mobile DDR SDRAM, totalling 1,036,800 cores and over 7 TB of RAM. The computing platform is based on spiking neural networks, useful in simulating the human brain (see Human Brain Project).

Computer memory management instruction

support by a hardware architecture of accessing individual bytes of data in memory

type of computer architecture prominent in parallel computing.

computation of possibly inaccurate results, but typically faster and more energy efficient

model independent architecture for the S/360 line of mainframe computers,

program that simulates the execution of computer architecture

order of accesses to computer memory by a CPU

execution model used in parallel computing

multi-core processor with a large number of cores

memory hierarchy concept applied to CPU caches with multiple levels

domain-specific, abstract framework or ontology

Wikimedia list article