Skip to content
Category

Sun microprocessors

page 1
SPARC
thumb|A Sun Microsystems|Sun [[UltraSPARC II microprocessor (1997)]] SPARC (Scalable Processor ARChitecture) is a reduced instruction set computer (RISC) instruction set architecture originally developed by Sun Microsystems. Its design was strongly influenced by the experimental Berkeley RISC system developed in the early 1980s. First developed in 1986 and released in 1987, SPARC was one of the most successful early commercial RISC systems, and its success led to the introduction of similar RISC designs from many vendors through the 1980s and 1990s. After acquiring Sun, Oracle Corporation ende
OpenSPARC
OpenSPARC is an open-source hardware project, started in December 2005, for CPUs implementing the SPARC instruction architecture. The initial contribution to the project was Sun Microsystems' register-transfer level (RTL) Verilog code for a full 64-bit, 32-thread microprocessor, the UltraSPARC T1 processor. On March 21, 2006, Sun released the source code to the T1 IP core under the GNU General Public License v2. The full OpenSPARC T1 system consists of 8 cores, each one capable of executing four threads concurrently, for a total of 32 threads. Each core executes instruction in order and its lo
UltraSPARC
The UltraSPARC is a microprocessor developed by Sun Microsystems and fabricated by Texas Instruments, introduced in mid-1995. It is the first microprocessor from Sun to implement the 64-bit SPARC V9 instruction set architecture (ISA). Marc Tremblay was a co-microarchitect.
UltraSPARC T2
Sun Microsystem microprocessor
UltraSPARC T1
microprocessor by Sun Microsystems
UltraSPARC III
microprocessor developed by Sun Microsystems
UltraSPARC II
microprocessor developed by Sun Microsystems
SuperSPARC
The SuperSPARC is a microprocessor that implements the SPARC V8 instruction set architecture (ISA) developed by Sun Microsystems. 33 and 40 MHz versions were introduced in 1992. The SuperSPARC contains 3.1 million transistors. It was fabricated by Texas Instruments (TI) at Miho, Japan in a 0.8 micrometre triple-metal BiCMOS process.
SPARC T3
microprocessor also known as "Rainbow Falls"
microSPARC
The microSPARC (code-named Tsunami) is a discontinued microprocessor implementing the SPARC V8 instruction set architecture (ISA), developed by Sun Microsystems. It is a low-end microprocessor intended for low-end workstations and embedded systems. The microprocessor was developed by Sun, but the floating-point unit (FPU) was licensed from Meiko Scientific. It contains 800,000 transistors. It was used in the SPARCclassic and SPARCstation LX among others.
MB86900
The MB86900 is a microprocessor produced by Fujitsu, which implements the SPARC V7 instruction set architecture developed by Sun Microsystems. It was the first implementation of SPARC, introduced in 1986, and was used in the first SPARC-based workstation, the Sun Microsystems Sun-4, from 1987. Its chipset operated at 16.67 MHz. The chipset consisted of two chips, the MB86900 microprocessor and the MB86910 floating-point controller. The chip set was implemented with two 20,000-gate, 1.2 μm complementary metal–oxide–semiconductor (CMOS) gate-arrays fabricated by Fujitsu Lim
Rock
processor
UltraSPARC IV
microprocessor developed by Sun Microsystems