File:Arm_logo_2025.svg · Wikimedia Commons · See Wikimedia Commons
ARM architecture
Sign in to saveAlso known as Advanced RISC Machine
family of RISC-based computer architectures
Key facts
- Designer
- Sophie Wilson Steve Furber Acorn Computers / Arm Holdings
- Bits
- 32-bit , 64-bit
- Introduced
- 1985 ; 41 years ago ( 1985 )
- Design
- RISC
- Type
- Load–store
- Branching
- Condition code , compare and branch
- Open
- No; proprietary
via Wikipedia infobox
Described at
ARM ASSEMBLER PROGRAMMING; tutorial, resources, and examples
Contains information on learning to program ARM assembler; while mainly concentating on the assembler built into BBC BASIC, there is coverage for APCS; common code is described with examples, utilities, applications, relocatable modules, and so on.
heyrick.co.uk →Link to a page describing this subject · 15,451 chars · not written by Vinony
Wikidata facts
- Official website
- www.arm.com
Show 4 more facts
- Commons category
- ARM microprocessors
- Stack Exchange tag
- stackoverflow.com/tags/arm
- described at URL
- www.heyrick.co.uk/assembler
- start time
- 1985-00-00
Sources (3)
via Wikidata · CC0
~40 min read
Article
Arm (stylised in lowercase as arm) is a family of RISC instruction set architectures for computer processors. Arm Holdings develops the instruction set architecture and licenses them to other companies, who build the physical devices that use the instruction set. It also designs and licenses cores that implement these instruction set architectures.
Due to their low costs, low power consumption, and low heat generation, ARM processors are useful for light, portable, battery-powered devices, including smartphones, laptops, and tablet computers, as well as embedded systems. However, ARM processors are also used for desktops and servers, including Fugaku, the world's fastest supercomputer from 2020 to 2022. With over 230 billion ARM chips produced, since at least 2003, and with its dominance increasing every year, ARM is the most widely used family of instruction set architectures.