instruction pipeline
Sign in to savemethod of improving instruction-level parallelism
~16 min read
Encyclopedic overview
In computer engineering, instruction pipelining is a technique for implementing instruction-level parallelism within a single processor. Pipelining attempts to keep every part of the processor busy with some instruction by dividing incoming instructions into a series of sequential steps (the eponymous "pipeline") performed by different processor units with different parts of instructions processed in parallel.
Concept and motivation
Excerpted from Wikipedia’s “instruction pipeline” article, available under the CC BY-SA 4.0 licence.