Skip to content
Category

64-bit computers

page 1
x86-64
thumb|AMD Opteron, the first CPU to introduce the x86-64 extensions in April 2003 thumb|right|The five-volume set of the ''x86-64 Architecture Programmer's Manual'', as published and distributed by AMD in 2002
SPARC
thumb|A Sun Microsystems|Sun [[UltraSPARC II microprocessor (1997)]] SPARC (Scalable Processor ARChitecture) is a reduced instruction set computer (RISC) instruction set architecture originally developed by Sun Microsystems. Its design was strongly influenced by the experimental Berkeley RISC system developed in the early 1980s. First developed in 1986 and released in 1987, SPARC was one of the most successful early commercial RISC systems, and its success led to the introduction of similar RISC designs from many vendors through the 1980s and 1990s. After acquiring Sun, Oracle Corporation ende
RISC-V
RISC-V (pronounced "risk-five") is a free and open standard instruction set architecture (ISA) based on reduced instruction set computer (RISC) principles. Unlike proprietary ISAs such as x86 and ARM, RISC-V is described as "free and open" because its specifications are released under permissive open-source licenses and can be implemented without paying royalties.
64-bit computing
computer architecture bit width
Blue Gene
series of supercomputers by IBM
IBM Roadrunner
supercomputer built by IBM
Sunway TaihuLight
supercomputer in Jiangsu, China
Summit
supercomputer developed by IBM
Tianhe-2
Tianhe-2 or TH-2 (, i.e. 'Milky Way 2') is a 33.86-petaflop supercomputer located in the National Supercomputer Center in Guangzhou, China. It was developed by a team of 1,300 scientists and engineers.
DEC Alpha
64-bit RISC microprocessor
Titan
supercomputer at Oak Ridge National Laboratory
Q64008087
Japanese supercomputer
K computer
supercomputer in Kobe
IA-64
IA-64 (Intel Itanium architecture) is the instruction set architecture (ISA) of the discontinued Itanium family of 64-bit Intel microprocessors. The basic ISA specification originated at Hewlett-Packard (HP), and was subsequently implemented by Intel in collaboration with HP. The first Itanium processor, codenamed Merced, was released in 2001.
Cray-1
thumb|3D rendering of a Cray-1 with two figures as scale The Cray-1 was a supercomputer designed, manufactured and marketed by Cray Research. Announced in 1975, the first Cray-1 system was installed at Los Alamos National Laboratory in 1976. Eventually, eighty Cray-1s were sold, making it one of the most successful supercomputers in history. It is perhaps best known for its unique shape, a relatively small C-shaped cabinet with a ring of benches around the outside covering the power supplies and the cooling system.
IBM Sequoia
codename for an IBM supercomputer at Lawrence Livermore National Laboratory
Power Mac G5
line of tower computers designed and manufactured by Apple
Earth Simulator
highly parallel vector supercomputer system for running global climate models
Frontier
American supercomputer
Jaguar
supercomputer that used to be at Oak Ridge National Laboratory
AArch64
AArch64, also known as ARM64, is a 64-bit version of the ARM architecture family, a widely used set of computer processor designs. It was introduced in 2011 with the ARMv8 architecture and later became part of the ARMv9 series. AArch64 allows processors to handle more memory and perform faster calculations than earlier 32-bit versions. It is designed to work alongside the older 32-bit mode, known as AArch32, allowing compatibility with a wide range of software. Devices that use AArch64 include smartphones, tablets, personal computers, and servers. The AArch64 architecture has continued to evol
Cray-2
thumb|A Cray-2, serial number 2101 and its Fluorinert-cooling "waterfall", formerly of [[NERSC, the only 8-processor example ever made]] thumb|A Cray-2 operated by NASA thumb|Front view of 1985 Supercomputer Cray-2, [[Musée des Arts et Métiers, Paris]] thumb|Side view of 1985 Supercomputer Cray-2, [[Musée des Arts et Métiers, Paris]] thumb|Detail of the upper part of the Cray-2 thumb|Inside of the Cray-2
IBM 7030 Stretch
IBM's first transistorized supercomputer
RS/6000
1990s line of RISC servers and workstations from IBM
El Capitan
American supercomputer
HP 9000
line of workstation and server computer systems
Cray X-MP
type of supercomputer designed, manufactured and marketed by Cray Research
IBM AS/400
IBM midrange computer (1988–2013)
ASCI White
former supercomputer in the United States
SGI Indigo
workstations family by Silicon Graphics
z/Architecture
z/Architecture, initially and briefly called ESA Modal Extensions (ESAME), is IBM's 64-bit complex instruction set computer (CISC) instruction set architecture, implemented by its mainframe computers. IBM introduced its first z/Architecture-based system, the z900, in late 2000. Subsequent z/Architecture systems include the IBM z800, z990, z890, System z9, System z10, zEnterprise 196, zEnterprise 114, zEC12, zBC12, z13, z14, z15, z16, and z17.
SGI O2
Unix workstation from Silicon Graphics
R4000
thumb|A Toshiba R4000 microprocessor thumb|A Integrated Device Technology|IDT R4000 microprocessor thumb|MIPS R4000 die shot The R4000 is a microprocessor developed by MIPS Computer Systems that implements the MIPS III instruction set architecture (ISA). Officially announced on 1 October 1991, it was one of the first 64-bit microprocessors and the first MIPS III implementation. In the early 1990s, when RISC microprocessors were expected to replace CISC microprocessors such as the Intel i486, the R4000 was selected to be the microprocessor of the Advanced Computing Environment (ACE), an industr
Cray Y-MP
supercomputer
SGI Octane
Unix workstation from Silicon Graphics
Cray-3
thumb|right| Seymour Cray stands behind a Cray-3 processor tank. The CPU occupies only the top of the tank, the rest contains memory and power supplies.
Sun Enterprise
range of UNIX server computers produced by Sun Microsystems
DECstation
thumb|right|250px|The model identification "medallion" of a DECstation 5000 Model 120 thumb|right|250px|DECstation 5000 Model 200 with top cover removed
SGI Onyx
graphics system manufactured by Silicon Graphics
CDC STAR-100
vector supercomputer
Apple–Intel architecture
unofficial name used for Macintosh models that use Intel x86 processors
Sun Ultra series
early computer model series
PA-8000
thumb|A HP PA-8000 microprocessor The PA-8000 (PCX-U), code-named Onyx, is a microprocessor developed and fabricated by Hewlett-Packard (HP) that implemented the PA-RISC 2.0 instruction set architecture (ISA). It was a completely new design with no circuitry derived from previous PA-RISC microprocessors. The PA-8000 was introduced on 2 November 1995 when shipments began to members of the Precision RISC Organization (PRO). It was used exclusively by PRO members and was not sold on the merchant market. All follow-on PA-8x00 processors (PA-8200 to PA-8900, described further below) are based on th
AmigaOne X1000
PowerPC-based personal computer
ETA10
The ETA10 is a vector supercomputer designed, manufactured, and marketed by ETA Systems, a spin-off division of Control Data Corporation (CDC). The ETA10 was an evolution of the CDC Cyber 205, which can trace its origins back to the CDC STAR-100, one of the first vector supercomputers to be developed.