%20(cropped)%20ADSP-BF526%20BBCZ-4A.jpg)
Blackfin
Sign in to saveBlackfin is a family of hybrid 16/32-bit microprocessors developed, manufactured and marketed by Analog Devices. The processors have built-in, fixed-point digital signal processor (DSP) functionality performed by 16-bit multiply–accumulates (MACs), accompanied on-chip by a 32-bit microcontroller. It was designed for a unified low-power processor architecture that can run operating systems while simultaneously handling complex numeric tasks such as real-time H.264 video encoding.
Key facts
- CPU architecture.encoding
- Variable (16- or 32-bit general purpose, or 64-bit parallel issue of 1 × 32-bit instruction + 2 × 16-bit instructions)
- CPU architecture.branching
- Condition code
- CPU architecture.endianness
- Little
- CPU architecture.gpr
- 8 × 32-bit data registers (addressable as 16 × 16-bit half-registers), 2 × 40-bit accumulators, 6 × 32-bit address registers, stack pointer, frame pointer
- CPU.name
- Blackfin
- CPU.image
- blackfin-processor-logo.png
- CPU.image_size
- 180px
- CPU.caption
- ADI Blackfin Logo
- CPU.produced start
- 2008
- CPU.produced end
- Present
- CPU.soldby
- Analog Devices
- CPU.designfirm
- Analog Devices
- CPU.manuf1
- Analog Devices
- CPU architecture.name
- Blackfin
- CPU architecture.designer
- Analog Devices
- CPU architecture.bits
- 32-bit
- CPU architecture.design
- RISC
- CPU architecture.type
- Load–store
via Wikipedia infobox
Article
12 sectionsContents
- Architecture details
- Architecture features
- Core features
- Memory and DMA
- Microcontroller features
- Media-processing features
- Peripherals
- Development tools
- Supported operating systems, RTOSs and kernels
- See also
- References
- External links
Blackfin is a family of hybrid 16/32-bit microprocessors developed, manufactured and marketed by Analog Devices. The processors have built-in, fixed-point digital signal processor (DSP) functionality performed by 16-bit multiply–accumulates (MACs), accompanied on-chip by a 32-bit microcontroller. It was designed for a unified low-power processor architecture that can run operating systems while simultaneously handling complex numeric tasks such as real-time H.264 video encoding.
==Architecture details== Blackfin processors use a 32-bit RISC microcontroller programming model on a SIMD architecture, which was co-developed by Intel and Analog Devices, as MSA (Micro Signal Architecture).