SystemC is a set of C++ classes and macros which provide an event-driven simulation interface (see also discrete event simulation). These facilities enable a designer to simulate concurrent processes, each described using plain C++ syntax. SystemC processes can communicate in a simulated real-time environment, using signals of all the datatypes offered by C++, some additional ones offered by the SystemC library, as well as user defined. In certain respects, SystemC deliberately mimics the hardware description languages VHDL and Verilog, but is more aptly described as a system-level modeling la
SystemC addresses the need for a system design and verification language that spans hardware and software. It is a language built as an ANSI C++ class library created for design and verification. Users worldwide are applying SystemC to system-level modeling, abstract analog/mixed-signal modeling, architectural exploration, performance modeling, software development, functional verification, and high-level synthesis. The SystemC API and its semantics are developed by the [Accellera Systems Initiative][1] and formally standardized and governed by the IEEE in the [IEEE Std. 1666-2023][2] standard. In the event of discrepancies between the behavior of this implementation and statements made in the [IEEE Std. 1666-2023][2] standard, the IEEE standard shall be taken to be definitive. If you would like to contribute to this repository, please check the CONTRIBUTING.md file. See the separate LICENSE and NOTICE files to determine your rights and responsiblities for using SystemC. The main documentation of SystemC is the [IEEE Std. 1666-2023][2] Standard SystemC Language Reference Manual . You can find additional documentation for this release in the docs directory, some of which refers to older versions. See the separate INSTALL.md file that provides system information and installation instructions. See the separate RELEASENOTES.md file that provides up-to-date information about this release of SystemC. Accellera's SystemC [Language Working Group][3] (SystemC LWG) is one of the Accellera Working Groups that produce effective and efficient Electronic Design Automation (EDA) and Intellectual Property (IP) standards for today's advanced IC designs and embedded systems. The SystemC LWG is responsible for the definition and development of the SystemC and TLM core languages, the foundation on which all other SystemC libraries and functionality are built. Participants of both working groups include member companies and industry contributors. Technical contributors typically have many years of practical experience with IC and system design as well as developing and using EDA tools. Accellera Systems Initiative is an independent, not-for profit organization dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and, as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit [www.accellera.org][1]. Find out more about [membership][5]. Follow [@accellera][6] on Twitter or to comment, please use accellera . Accellera, Accellera Systems Initiative and SystemC are trademarks of Accellera Systems Initiative Inc. All other trademarks and trade names are the property of their respective owners.
~8 min read
SystemC is a set of C++ classes and macros which provide an event-driven simulation interface (see also discrete event simulation). These facilities enable a designer to simulate concurrent processes, each described using plain C++ syntax. SystemC processes can communicate in a simulated real-time environment, using signals of all the datatypes offered by C++, some additional ones offered by the SystemC library, as well as user defined. In certain respects, SystemC deliberately mimics the hardware description languages VHDL and Verilog, but is more aptly described as a system-level modeling language.
SystemC is applied to system-level modeling, architectural exploration, performance modeling, software development, functional verification, and high-level synthesis. SystemC is often associated with electronic system-level (ESL) design, and with transaction-level modeling (TLM).
Excerpt from the source-code README · 4,177 chars · not written by Vinony
via Wikidata · CC0
via Wikidata sitelinks · CC0
Discovered by embedding cosine similarity (sentence-transformers MiniLM, 384-dim).