R10000
Sign in to saveright|thumb|180px|NEC VR10000. The R10000, code named T5, is a RISC microprocessor implementation of the MIPS IV instruction set architecture (ISA) developed by MIPS Technologies, Inc. (MTI), then a division of Silicon Graphics, Inc. (SGI). The chief designers are Chris Rowen and Kenneth C. Yeager. The R10000 microarchitecture is known as ANDES, an abbreviation for Architecture with Non-sequential Dynamic Execution Scheduling. The R10000 largely replaces the R8000 in the high-end and the R4400 elsewhere. MTI was a fabless semiconductor company; the R10000 was fabricated by NEC and Toshiba. Pre
Wikidata facts
- Image
- KL NEC VR10000.jpg
Show 1 more fact
- Commons category
- R10000
Sources (1)
via Wikidata · CC0
~17 min read
Article
19 sectionsContents
- History
- Users
- Description
- Integer unit
- Floating-point unit
- Caches
- Addressing
- Avalanche system bus
- Fabrication
- Derivatives
- R12000
- R12000A
- R14000
- R14000A
- R16000
- R16000A
- R18000
- Notes
- References
right|thumb|180px|NEC VR10000. The R10000, code named T5, is a RISC microprocessor implementation of the MIPS IV instruction set architecture (ISA) developed by MIPS Technologies, Inc. (MTI), then a division of Silicon Graphics, Inc. (SGI). The chief designers are Chris Rowen and Kenneth C. Yeager. The R10000 microarchitecture is known as ANDES, an abbreviation for Architecture with Non-sequential Dynamic Execution Scheduling. The R10000 largely replaces the R8000 in the high-end and the R4400 elsewhere. MTI was a fabless semiconductor company; the R10000 was fabricated by NEC and Toshiba. Previous fabricators of MIPS microprocessors such as Integrated Device Technology (IDT) and three others did not fabricate the R10000 as it was more expensive to do so than the R4000 and R4400.
== History ==